

# 8 Mbit (512K x 16) Static RAM

### **Features**

- Thin small outline package (TSOP) I package configurable as 512K x 16 or 1M x 8 static RAM (SRAM)
- High speed: 45 ns
- Temperature ranges
  - □ Industrial: -40°C to +85°C
  - □ Automotive-A: –40°C to +85°C
  - □ Automotive-E: -40°C to +125°C
- Wide voltage range: 2.20V to 3.60V
- Pin compatible with CY62157DV30
- Ultra low standby power
  - Typical standby current: 2 μA
  - Maximum standby current: 8 μA (Industrial)
- Ultra low active power
  - □ Typical active current: 1.8 mA at f = 1 MHz
- Easy memory expansion with  $\overline{CE}_1$ ,  $CE_2$ , and  $\overline{OE}$  features
- Automatic power down when deselected
- Complementary Metal Oxide Semiconductor (CMOS) for optimum speed and power
- Available in Pb-free and non Pb-free 48-Ball very fine ball grid array (VFBGA), Pb-free 44-Pin TSOP II and 48-Pin TSOP I packages


### **Functional Description**

The CY62157EV30 is a high performance CMOS static RAM organized as 512K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery  $\mathsf{Life^{TM}}$  (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption when addresses are not toggling. Place the device into standby mode when deselected (CE1 HIGH or CE2 LOW or both BHE and BLE are HIGH). The input or output pins (I/O0 through I/O15) are placed in a high impedance state when the device is deselected (CE1HIGH or CE2 LOW), the outputs are disabled (OE HIGH), Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or a write operation is active (CE1 LOW, CE2 HIGH and WE LOW).

To write to the device, take Chip Enable (CE $_1$  LOW and CE $_2$  HIGH) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O $_0$  through I/O $_7$ ) is written into the location specified on the address pins (A $_0$  through A $_1$ 8). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O $_8$  through I/O $_1$ 5) is written into the location specified on the address pins (A $_0$  through A $_1$ 8).

To read from the device, take Chip Enable ( $\overline{\text{CE}}_1$  LOW and CE<sub>2</sub> HIGH) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable ( $\overline{\text{WE}}$ ) HIGH. If Byte Low Enable ( $\overline{\text{BLE}}$ ) is LOW, then data from the memory location specified by the address pins appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable ( $\overline{\text{BHE}}$ ) is LOW, then data from memory appears on I/O<sub>8</sub> to I/O<sub>15</sub>. See the Truth Table on page 11 for a complete description of read and write modes.

For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines.



# CY62157EV30 MoBL®



## Contents

Features	1
Functional Description	1
Logic Block Diagram	1
Contents	2
Pin Configuration	3
Product Portfolio	3
Maximum Ratings	
Operating Range	
Electrical Characteristics	
Capacitance	
Thermal Resistance	
Data Retention Characteristics	

Data Retention waveform	. 6
Switching Characteristics	. 7
Switching Waveforms	. 8
Ordering Information	11
Truth Table	11
Package Diagrams	12
Document History Page	15
Sales, Solutions, and Legal Information	16
Worldwide Sales and Design Support	16
Products	16
PSoC Solutions	16



## **Pin Configuration**

Figure 1. 48-Ball VFBGA (Top View) [2]




Figure 2. 44-Pin TSOP II (Top View) [3]





Figure 3. 48-Pin TSOP I (512K x 16/1M x 8) (Top View) [2, 4]



### **Product Portfolio**

							ı	Power D	issipatio	on				
Product	Panga	V <sub>CC</sub> Range (V)			Speed (ns)	Operating I <sub>CC</sub> , (mA)			<b>A</b> )	Standby, I <sub>SB2</sub>				
Product	Range				()		f = 1 MHz		f = 1 MHz		Hz f = f <sub>max</sub>		(μ <b>A</b> )	
		Min	<b>Typ</b> [1]	Max		<b>Typ</b> [1]	Max	<b>Typ</b> [1]	Max	<b>Typ</b> [1]	Max			
CY62157EV30LL	Industrial/ Auto-A	2.2	3.0	3.6	45	1.8	3	18	25	2	8			
	Auto-E	2.2	3.0	3.6	55	1.8	4	18	35	2	30			

- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25°C.
- NC pins are not connected on the die.
- 3. The 44-TSOP II package has only one chip enable (CE) pin.
- 6. The 3-7 ISO III package rias only one drip enable (QE) pill.
  4. The BYTE pin in the 48-TSOP I package must be tied HIGH to use the device as a 512<u>K × 16 SR</u>AM. The 48-TSOP I package can also be used as a 1M × 8 SRAM by tying the BYTE signal LOW. In the 1M x 8 configuration, Pin 45 is A19, while BHE, BLE and I/O8 to I/O14 pins are not used (NC).



## **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. User guidelines are not tested.

Storage Temperature ......-65°C to + 150°C

Ambient Temperature with

Supply Voltage to Ground

Potential ......-0.3V to 3.9V (V<sub>CCmax</sub> + 0.3V)

DC Voltage Applied to Outputs in High-Z State  $^{[5,\ 6]}$  .....-0.3V to 3.9V (V $_{\rm CCmax}$  + 0.3V)

DC Input Voltage  $^{[5, 6]}$ ..............-0.3V to 3.9V ( $V_{CC max} + 0.3V$ )

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(MIL-STD-883, Method 3015)	> 2001V
Latch Up Current	> 200 mA

### **Operating Range**

Device	Range	Ambient Temperature	<b>V</b> <sub>CC</sub> [7]
CY62157EV30LL	Industrial/ Auto-A	–40°C to +85°C	2.2V to 3.6V
	Auto-E	–40°C to +125°C	

### **Electrical Characteristics**

Over the Operating Range

D	D	Test Conditions		45 ns (Ind'I/Auto-A)			55 ns (Auto-E)		
Parameter	Description	Test Conditions	Min	<b>Typ</b> [1]	Max	Min	<b>Typ</b> [1]	Max	Unit
V <sub>OH</sub>	Output HIGH	I <sub>OH</sub> = -0.1 mA	2.0			2.0			V
	voltage	I <sub>OH</sub> = −1.0 mA, V <sub>CC</sub> ≥ 2.70V	2.4			2.4			V
V <sub>OL</sub>	Output LOW	I <sub>OL</sub> = 0.1 mA			0.4			0.4	V
	voltage	I <sub>OL</sub> = 2.1mA, V <sub>CC</sub> ≥ 2.70V			0.4			0.4	V
V <sub>IH</sub>	Input HIGH	V <sub>CC</sub> = 2.2V to 2.7V	1.8		V <sub>CC</sub> + 0.3	1.8		V <sub>CC</sub> + 0.3	V
	voltage	V <sub>CC</sub> = 2.7V to 3.6V	2.2		V <sub>CC</sub> + 0.3	2.2		V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW	V <sub>CC</sub> = 2.2V to 2.7V	-0.3		0.6	-0.3		0.6	V
	voltage	V <sub>CC</sub> = 2.7V to 3.6V	-0.3		0.8	-0.3		0.8	V
I <sub>IX</sub>	Input leakage vurrent	$GND \leq V_I \leq V_CC$	-1		+1	-4		+4	μА
I <sub>OZ</sub>	Output leakage current	GND $\leq$ V <sub>O</sub> $\leq$ V <sub>CC</sub> , Output Disabled	-1		+1	-4		+4	μА
I <sub>CC</sub>	V <sub>CC</sub> operating	$f = f_{max} = 1/t_{RC}$ $V_{CC} = V_{CCmax}$		18	25		18	35	
	supply current	f = 1 MHz I <sub>OUT</sub> = 0 mA CMOS levels		1.8	3		1.8	4	mA
I <sub>SB1</sub>	Automatic CE power down current—CMOS inputs	$\begin{array}{ c c c c c }\hline \hline CE_1 \geq V_{CC} - 0.2V, & CE_2 \leq 0.2V\\ V_{IN} \geq V_{CC} - 0.2V, & V_{IN} \leq 0.2V)\\ f = f_{max} (\underline{Address} \ \underline{and} \ Data \ \underline{Only}),\\ f = 0 (\overline{OE}, \overline{BHE}, \overline{BLE} \ and \overline{WE}),\\ V_{CC} = 3.60V \end{array}$		2	8		2	30	μА
I <sub>SB2</sub> <sup>[8]</sup>	Automatic CE power down current—CMOS inputs	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{V or CE}_2 \le 0.2 \text{V}, \\ \text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{V or V}_{\text{IN}} \le 0.2 \text{V}, \\ \text{f} = 0, \text{V}_{\text{CC}} = 3.60 \text{V}$		2	8		2	30	μА

- Notes

  5. V<sub>IL.(min)</sub> = -2.0V for pulse durations less than 20 ns.

  6. V<sub>IH.(max)</sub> = V<sub>CC</sub> + 0.75V for pulse durations less than 20 ns.

  7. Full device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC</sub>(min) and 200 μs wait time after V<sub>CC</sub> stabilization.

  8. Only chip enables (CE<sub>1</sub> and CE<sub>2</sub>), byte enables (BHE and BLE) and BYTE (48 TSOP I only) need to be tied to CMOS levels to meet the I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.

  9. Tested initially and after any design or process changes that may affect these parameters.



## Capacitance

Tested initially and after any design or process changes that may affect these parameters.


Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25^{\circ}C$ , f = 1 MHz,	10	pF
C <sub>OUT</sub>	Output capacitance	$V_{CC} = V_{CC(typ)}$	10	pF

### **Thermal Resistance**

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	BGA	TSOP I	TSOP II	Unit
$\Theta_{JA}$	Thermal resistance (Junction to Ambient)	Still air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	72	74.88	76.88	°C/W
Θ <sub>JC</sub>	Thermal resistance (Junction to Case)		8.86	8.6	13.52	°C/W

Figure 4. AC Test Loads and Waveforms



Parameters	2.5V	3.0V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R <sub>TH</sub>	8000	645	Ω
V <sub>TH</sub>	1.20	1.75	V




### **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions		Min	<b>Typ</b> [1]	Max	Unit
$V_{DR}$	V <sub>CC</sub> for data retention			1.5			V
I <sub>CCDR</sub> [8]	Data retention current	$V_{CC}$ = 1.5V, $\overline{CE}_1 \ge V_{CC} - 0.2V$ , $CE_2 \le 0.2V$ , $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$	Industrial/ Auto-A		2	5	μА
			Auto-E			30	
t <sub>CDR</sub> <sup>[9]</sup>	Chip deselect to data retention time			0			ns
t <sub>R</sub> <sup>[10]</sup>	Operation recovery time			t <sub>RC</sub>			ns

### **Data Retention Waveform**

Figure 5. Data Retention Waveform [11]



<sup>10.</sup> Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 100 μs or stable at V<sub>CC(min)</sub> ≥ 100 μs.

11. BHE.BLE is the AND of both BHE and BLE. Deselect the chip by either disabling chip enable signals or by disabling both BHE and BLE.



### **Switching Characteristics**

Over the Operating Range<sup>[12, 13]</sup>

	<b>D</b>	45 ns (Inc	d'I/Auto-A)	55 ns (	Auto-E)	
Parameter	Description	Min	Max	Min	Max	Unit
Read Cycle					•	•
t <sub>RC</sub>	Read cycle time	45		55		ns
t <sub>AA</sub>	Address to data valid		45		55	ns
t <sub>OHA</sub>	Data hold from address change	10		10		ns
t <sub>ACE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to data valid		45		55	ns
t <sub>DOE</sub>	OE LOW to data valid		22		25	ns
t <sub>LZOE</sub>	OE LOW to LOW-Z <sup>[14]</sup>	5		5		ns
t <sub>HZOE</sub>	OE HIGH to High-Z <sup>[14, 15]</sup>		18		20	ns
t <sub>LZCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Low-Z <sup>[14]</sup>	10		10		ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to High-Z <sup>[14, 15]</sup>		18		20	ns
t <sub>PU</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to power up	0		0		ns
t <sub>PD</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to power down		45		55	ns
t <sub>DBE</sub>	BLE/BHE LOW to data valid		45		55	ns
t <sub>LZBE</sub>	BLE/BHE LOW to Low-Z <sup>[14, 16]</sup>	5		10		ns
t <sub>HZBE</sub>	BLE/BHE HIGH to HIGH-Z <sup>[14, 15]</sup>		18		20	ns
Write Cycle <sup>[17]</sup>						
t <sub>WC</sub>	Write cycle time	45		55		ns
t <sub>SCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to write end	35		40		ns
t <sub>AW</sub>	Address setup to write end	35		40		ns
t <sub>HA</sub>	Address hold from write end	0		0		ns
t <sub>SA</sub>	Address setup to write start	0		0		ns
t <sub>PWE</sub>	WE pulse width	35		40		ns
t <sub>BW</sub>	BLE/BHE LOW to write end	35		40		ns
t <sub>SD</sub>	Data setup to write end	25		25		ns
t <sub>HD</sub>	Data hold from write end	0		0		ns
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[14, 15]</sup>		18		20	ns
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[14]</sup>	10		10		ns

 <sup>12.</sup> Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less, timing reference levels of V<sub>CC(typ)</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified I<sub>Cl</sub> /I<sub>CH</sub> as shown in the AC Test Loads and Waveforms on page 5.
 13. AC timing parameters are subject to byte enable signals (BHE or BLE) not switching when chip is disabled. See application note AN13842 for further clarification.

 <sup>14.</sup> At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZBE</sub>, t<sub>HZOE</sub> is less than t<sub>LZDE</sub>, and t<sub>HZWE</sub> for any device.
 15. t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>HZBE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high-impedance state.
 16. If both byte enables are toggled together, this value is 10 ns.
 17. The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE, BLE or both = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write. terminates the write.



### **Switching Waveforms**

Figure 6 shows Address Transition Controlled read cycle waveforms.<sup>[18, 19]</sup>

Figure 6. Read Cycle No. 1





Figure 7 shows  $\overline{\text{OE}}$  Controlled read cycle waveforms. [19, 20]

Figure 7. Read Cycle No. 2



Notes
18. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$ , or both =  $V_{IL}$ , and  $CE_2 = V_{IH}$ .
19.  $\overline{WE}$  is HIGH for read cycle.
20. Address valid before or similar to  $\overline{CE}_1$ ,  $\overline{BHE}$ ,  $\overline{BLE}$  transition LOW and  $CE_2$  transition HIGH.



# Switching Waveforms (continued)

Figure 8 shows  $\overline{\text{WE}}$  Controlled write cycle waveforms.[17, 21, 22]

### Figure 8. Write Cycle No. 1





Figure 9 shows  $\overline{\text{CE}}_1$  or  $\text{CE}_2$  Controlled write cycle waveforms. [17, 21, 22]

## Figure 9. Write Cycle No. 1



- 21. Da<u>Ta</u> I/O is high impedance if  $\overline{\text{OE}} = \text{V}_{\text{IH}}$ .

  22. If  $\overline{\text{CE}}_1$  goes HIGH and  $\text{CE}_2$  goes LOW simultaneously with  $\overline{\text{WE}} = \text{V}_{\text{IH}}$ , the output remains in a high impedance state.

  23. During this period, the I/Os are in output state. Do not apply input signals.



# Switching Waveforms (continued)

Figure 10 shows  $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW write cycle waveforms.<sup>[22]</sup>

Figure 10. Write Cycle No. 3





Figure 11 shows BHE/BLE Controlled, OE LOW write cycle waveforms.<sup>[22]</sup>

Figure 11. Write Cycle No. 4





# **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	X <sup>[24]</sup>	Х	Х	Х	Х	High-Z	Deselect/power down	Standby (I <sub>SB</sub> )
X <sup>[24]</sup>	L	Х	Х	Х	Х	High-Z	Deselect/power down	Standby (I <sub>SB</sub> )
X <sup>[24]</sup>	X <sup>[24]</sup>	Х	Х	Н	Н	High-Z	Deselect/power down	Standby (I <sub>SB</sub> )
L	Н	Н	L	L	L	Data Out (I/O <sub>0</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	L	Data Out (I/O <sub>0</sub> –I/O <sub>7</sub> ); High-Z (I/O <sub>8</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	Н	High-Z (I/O <sub>0</sub> –I/O <sub>7</sub> ); Data Out (I/O <sub>8</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	Н	High-Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	Н	L	High-Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	L	High-Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	L	Х	L	L	Data In (I/O <sub>0</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	Н	L	Data In (I/O <sub>0</sub> –I/O <sub>7</sub> ); High-Z (I/O <sub>8</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	L	Н	High-Z (I/O <sub>0</sub> –I/O <sub>7</sub> ); Data In (I/O <sub>8</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )

Note
24. The 'X' (Don't care) state for the Chip enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted




## **Ordering Information**


Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range	
45	45 CY62157EV30LL-45BVI		48-ball very fine pitch ball grid array	Industrial	
	CY62157EV30LL-45BVXI	51-85150	48-ball very fine pitch ball grid array (Pb-free)		
	CY62157EV30LL-45ZSXI	51-85087	44-pin thin small outline package type II (Pb-free)		
	CY62157EV30LL-45ZXI	51-85183	48-pin thin small outline package type I (Pb-free)		
	CY62157EV30LL-45BVXA	51-85150	48-ball very fine pitch ball grid array (Pb-free)	Automotive-A	
	CY62157EV30LL-45ZSXA	51-85087	44-pin thin small outline package type II (Pb-free)		
	CY62157EV30LL-45ZXA	51-85183	48-pin thin small outline package type I (Pb-free)		
55	CY62157EV30LL-55ZSXE	51-85087	44-pin thin small outline package type II (Pb-free)	Automotive-E	
	CY62157EV30LL-55ZXE	51-85183	48-pin thin small outline package type I (Pb-free)		

Contact your local Cypress sales representative for availability of these parts.

## **Package Diagrams**

Figure 12. 48-Pin VFBGA (6 x 8 x 1 mm), 51-85150






51-85150-\*E



## Package Diagrams (continued)


Figure 13. 44-Pin TSOP II, 51-85087





## Package Diagrams (continued)

Figure 14. 48-Pin TSOP I (12 mm x 18.4 mm x 1.0 mm), 51-85183





# **Document History Page**

Document Title: CY62157EV30 MoBL <sup>®</sup> , 8 Mbit (512K x 16) Static RAM Document Number: 38-05445						
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change		
**	202940	AJU	See ECN	New Data Sheet		
*A	291272	SYT	See ECN	Converted from Advance Information to Preliminary Removed 48-TSOP I Package and the associated footnote. Added footnote stating 44 TSOP II Package has only one $\overline{CE}$ on Page # 2 Changed $V_{CC}$ stabilization time in footnote #7 from 100 $\mu s$ to 200 $\mu s$ Changed $I_{CCDR}$ from 4 to 4.5 $\mu A$ Changed $I_{CCDR}$ from 6 to 10 ns for both 35 and 45 ns Speed Bins Changed $I_{DOE}$ from 15 to 18 ns for 35 ns Speed Bin Changed $I_{HZOE}$ , $I_{HZBE}$ and $I_{HZWE}$ from 12 and 15 ns to 15 and 18 ns for 35 and 45 ns Speed Bins respectively Changed $I_{HZCE}$ from 12 and 15 ns to 18 and 22 ns for 35 and 45 ns Speed Bins respectively Changed $I_{SCE}$ , $I_{AW}$ and $I_{BW}$ from 25 and 40 ns to 30 and 35 ns for 35 and 45 ns Speed Bins respectively Changed $I_{SCE}$ from 15 and 20 ns to 18 and 22 ns for 35 and 45 ns Speed Bins respectively Changed $I_{SD}$ from 15 and 20 ns to 18 and 22 ns for 35 and 45 ns Speed Bins respectively Added Lead-Free Package Information		
*B	444306	NXR	See ECN	Converted from Preliminary to Final. Changed ball E3 from DNU to NC Removed redundant footnote on DNU. Removed 35 ns speed bin Removed "L" bin Added 48 pin TSOP I package Added Automotive product information. Changed the $I_{CC}$ Typ value from 16 mA to 18 mA and $I_{CC}$ Max value from 28 mA to 25 mA for test condition f = fax = $1/t_{RC}$ . Changed the $I_{CC}$ Max value from 2.3 mA to 3 mA for test condition f = 1MHz. Changed the $I_{SB1}$ and $I_{SB2}$ Max value from 4.5 $\mu$ A to 8 $\mu$ A and Typ value from 0.9 $\mu$ A to 2 $\mu$ A respectively. Modified ISB1 test condition to include $\overline{BHE}$ , $\overline{BLE}$ Updated Thermal Resistance table. Changed Test Load Capacitance from 50 pF to 30 pF. Added Typ value for $I_{CCDR}$ . Changed the $I_{CCDR}$ Max value from 4.5 $\mu$ A to 5 $\mu$ A Corrected $t_R$ in Data Retention Characteristics from 100 $\mu$ s to $t_{RC}$ ns. Changed $t_{LZOE}$ from 3 to 5 Changed $t_{LZOE}$ from 6 to 10 Changed $t_{LZDE}$ from 6 to 5 Changed $t_{LZDE}$ from 30 to 35 Changed $t_{LZDE}$ from 30 to 35 Changed $t_{LZDE}$ from 22 to 25 Changed $t_{LZDE}$ from 6 to 10 Added footnote #15 Updated the ordering Information and replaced the Package Name column with Package Diagram.		
*C	467052	NXR	See ECN	Modified Data sheet to include x8 configurability. Updated the Ordering Information table		
*D	925501	VKN	See ECN	Removed Automotive-E information Added Preliminary Automotive-A information Added footnote #10 related to I <sub>SB2</sub> and I <sub>CCDR</sub> Added footnote #15 related AC timing parameters		
*E	1045801	VKN	See ECN	Converted Automotive-A specs from preliminary to final Updated footnote #9		



Document Title: CY62157EV30 MoBL <sup>®</sup> , 8 Mbit (512K x 16) Static RAM Document Number: 38-05445							
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change			
*F	2724889	NXR/AESA	06/26/09	Added Automotive-E information Included -45ZXA/-55ZSXE/-55ZXE parts in the Ordering Information table			
*G	2927528	VKN	05/04/2010	Renamed "DNU" pins as "NC" for 48 TSOP I package Added footnote #24 related to chip enable Updated Package Diagrams Added Contents Updated links in Sales, Solutions, and Legal Information			

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### **Products**

Automotive cypress.com/go/automotive
Clocks & Buffers cypress.com/go/clocks
Interface cypress.com/go/interface
Lighting & Power Control cypress.com/go/powerpsoc

cypress.com/go/plc
Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2004-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-05445 Rev. \*G

Revised May 04, 2010

Page 16 of 16

MoBL is a registered trademark and More Battery Life is a trademark of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.